<h3>Minimum qualifications:</h3><ul>
<li>Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.<br></li>
<li>1 year of experience in design verification.</li>
</ul><br><h3>Preferred qualifications:</h3><ul>
<li>Master's degree in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture, or a related field.</li>
<li>Experience with UVM testbenches and methodologies.</li>
<li>Experience developing and executing test plans.</li>
<li>Proficient in SystemVerilog, including object-oriented programming, SVAs and functional coverage.</li>
<li>Familiarity with coverage analysis tools (e.g., Verdi, Questa).</li>
<li>Excellent problem-solving and debugging skills.</li>
</ul>
<h3>About the job</h3><p>In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a diverse team that pushes boundaries, developing custom silicon solutions that power the future of  Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.<br></p>
<p>As a ASIC Design Verification Engineer, you will be part of a team developing ASICs used to accelerate computation in data centers. You will have dynamic, multi-faceted responsibilities in areas such as project definition, design verification, and silicon bringup. You will participate in the architecture, documentation, and verification of the next generation of data center accelerators.<br></p><p>Behind everything our users see online is the architecture built by the Technical Infrastructure team to keep it running. From developing and maintaining our data centers to building the next generation of Google platforms, we make Google's product portfolio possible. We're proud to be our engineers' engineers and love voiding warranties by taking things apart so we can rebuild them. We keep our networks up and running, ensuring our users have the best and fastest experience possible.</p><p>The US base salary range for this full-time position is $108,000-$158,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target salaries for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.</p><p>Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about <a href="https://careers.google.com/benefits/">benefits at Google</a>.</p>
<h3>Responsibilities</h3><ul>
<li>Plan the verification of complex digital design blocks, understand the design specification, and interact with design engineers to identify important verification scenarios.<br></li>
<li>Create a constrained-random verification environment using SystemVerilog and Universal Verification Methodology (UVM).<br></li>
<li>Identify and write all types of coverage measures for stimulus and corner-cases.<br></li>
<li>Debug tests with design engineers to deliver correct design blocks.<br></li>
<li>Close coverage measures to identify verification holes&nbsp;and to show progress towards tape-out.<br></li>
</ul>
Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also <a href="https://www.google.com/about/careers/applications/eeo/"> Google's EEO Policy</a>, <a href="https://careers.google.com/jobs/dist/legal/EEOC_KnowYourRights_10_20.pdf">Know your rights: workplace discrimination is illegal</a>, <a href="https://about.google/belonging/">Belonging at Google</a>, and <a href="https://careers.google.com/how-we-hire/">How we hire</a>.

A problem isn't truly solved until it's solved for all. Googlers build products that help create opportunities for everyone, whether down the street or across the globe. Bring your insight, imagination and a healthy disregard for the impossible. Bring everything that makes you unique. 

This company is not affiliated with Joinrs as a partner.
 All available job offers can be found on their public website.
 Joinrs works to aggregate all the open job listings in the world.

Google

Google, a leader in technology innovation, seeks a full-time ASIC Design Verification Engineer with a Bachelor's degree and experience in design verification. The candidate will verify complex digital designs for TPU architecture in AI/ML systems. Google offers a competitive salary, bonus, equity, and benefits.

ASIC Design Verification Engineer

Summary